

### **Amendments to the Claims**

This listing of claims will replace all prior versions, and listings, of claims in the application:

#### **Listing of Claims:**

1. (currently amended): A method for manufacturing a field effect transistor comprising:

providing an SOI substrate having a silicon layer formed on an insulating layer;

forming an active nitride film formed on the SOI substrate;

patterning the active nitride for form a mask;

forming a field oxide film for element isolation with the mask;

wet-etching the mask until the film thickness thereof is reduce to allow an edge of the silicon layer contacting the field oxide film to be exposed;

implanting ions of a channel stopping impurity into the edge of the silicon layer by using the wet-etched mask; and

forming a gate electrode, a source and drain on the SOI substrate.

2. (currently amended): A method for manufacturing a field effect transistor according to claim 1, wherein comprising implanting ions of a the channel stopping impurity vertically into the edge of the silicon layer.

3. (currently amended) A method for manufacturing a field effect transistor according to claim 1, wherein comprising implanting ions of a the channel stopping impurity at an angle into the edge of the silicon layer.

4. (currently amended) A method for manufacturing a field effect transistor according to claim 3, wherein the film thickness of the active nitride film is adjusted during the ion implantation in correspondence to the angle at which the ions are implanted.

5. (currently amended) A method for manufacturing a field effect transistor according to claim 1, further comprising:

implementing a heat treatment on the SOI substrate after implanting ions of the channel stopping impurity.

6. (currently amended) A method for manufacturing a field effect transistor according to claim 1, further comprising:

forming a sidewall constituted of a nitride film before forming the field oxide film for element isolation.

7. (currently amended) A method for manufacturing a field effect transistor according to claim 1, further comprising:

forming a silicon oxide film on an area where the edge of the silicon layer is exposed after wet-etching the mask.

8. (currently amended) A method for manufacturing a field effect transistor according to claim 1, further comprising:

forming a silicon oxide film on an area where the edge of the silicon layer is exposed after implanting the ions of said channel stopping impurity.

9. (currently amended) A method for manufacturing a field effect transistor according to claim 1, further comprising:

forming a sidewall constituted of a silicon oxide film at a side surface of the active nitride film after implanting the ions of said channel stopping impurity.

10. (currently amended) A method for manufacturing a field effect transistor according to claim 1, further comprising:

forming a sidewall constituted of a polysilicon film at a side surface of the active nitride film;

oxidizing the sidewall constituted of the polysilicon film after implanting the ions of said channel stopping impurity.

Claims 11-17 (cancelled).

11 18. (currently amended) ~~A field effect transistor manufacturing method according to claim 11, wherein:~~ A method for manufacturing a field effect transistor comprising:

providing an SOI substrate having a silicon layer formed on an insulating layer;

forming a gate electrode by etching a conductive layer formed on the silicon layer;

implanting ions to form a source and drain at an energy level at which all the impurity is injected into the silicon layer constituting the source and drain; and

implementing a heat treatment at a low temperature under 950°C in order to activate the impurity at the source and drain;

# BEST AVAILABLE COPY

Serial No. 10/075,588

OKI.306

Amendment Filed March 26, 2004

~~the wherein ions are implanted at twice to form said source and drain is implemented twice, once at a low energy level achieving a high concentration and another time at a high energy level achieving a low concentration; and~~

~~the heat treatment is performed to activate said impurity at said source and drain at a low temperature below 950°C is implemented.~~

1219. (currently amended) ~~A field effect transistor manufacturing method according to claim 11, wherein:~~ A method for manufacturing a field effect transistor comprising:

providing an SOI substrate having a silicon layer formed on an insulating layer;

forming a gate electrode by etching a conductive layer formed on the silicon layer;

implanting ions to form a source and drain at an energy level at which all the impurity is injected into the silicon layer constituting the source and drain; and

implementing a heat treatment at a low temperature under 950°C in order to activate the impurity at the source and drain;

~~the wherein ions are implanted at twice to form said source and drain is implemented twice, once at a low energy level achieving a high concentration and another time at a high energy level achieving a low concentration;~~

wherein the impurity concentration near the surface of said silicon layer is set equal to or higher than  $10^{20}\text{cm}^{-3}$  through the ion implantation implemented at the low energy level achieving the high concentration with the impurity concentration becoming lower toward the rear surface of said silicon layer; and

~~the heat treatment is performed to activate said impurity at said source and drain at a low temperature below 950°C is implemented.~~

13 20. (currently amended) ~~A field effect transistor manufacturing method according to claim 11, wherein:~~ A method for manufacturing a field effect transistor comprising:

providing an SOI substrate having a silicon layer formed on an insulating layer;

forming a gate electrode by etching a conductive layer formed on the silicon layer;

implanting ions to form a source and drain at an energy level at which all the impurity is injected into the silicon layer constituting the source and drain; and

implementing a heat treatment at a low temperature under 950°C in order to activate the impurity at the source and drain;

the wherein ions are implanted at twice to form said source and drain is ~~implemented twice~~, once at a low energy level achieving a high concentration and another time at a high energy level achieving a low concentration;

wherein the impurity concentration near the rear surface of said silicon layer is set higher than the channel concentration and equal to or lower than  $10^{19}\text{cm}^{-3}$  through the ion implantation implemented at the high energy level achieving the low concentration; ~~and~~

~~the heat treatment is performed to activate said impurity at said a source and drain at a low temperature of last on 950°C is implemented.~~

14 21. (currently amended) ~~A field effect transistor manufacturing method according to claim 11, wherein:~~ A method for manufacturing a field effect transistor comprising:

providing an SOI substrate having a silicon layer formed on an insulating layer;

forming a gate electrode by etching a conductive layer formed on the silicon layer;

implanting ions to form a source and drain at an energy level at which all the impurity is injected into the silicon layer constituting the source and drain; and

implementing a heat treatment at a low temperature under 950°C in order to activate the impurity at the source and drain;

the wherein ions are implanted at twice to form said source and drain is implemented twice, once at a low energy level achieving a high concentration and another time at a high energy level achieving a low concentration;

wherein the impurity concentration near the rear surface of said silicon layer is set higher than the channel concentration and equal to or lower than  $10^{19}\text{cm}^{-3}$  through the ion implantation implemented at the high energy level achieving the low concentration;

wherein the impurity concentration near the surface of said silicon layer is set equal to or higher than  $10^{20}\text{cm}^{-3}$  through the ion implantation implemented at the low energy level achieving the high concentration with the impurity concentration becoming lower toward the rear surface of said silicon layer; and

the heat treatment is performed to activate said impurity at said source and drain at a low temperature below 950°C is implemented.